Extremely thin SOI (ETSOI) has been recognized as a viable device architecture for continued CMOS scaling to 20nm node and beyond owing to following advantages: superior shortchannel control, undoped channel and thus inherent low device variability, no history effect, planar structure easing device fabrication, seamless design migration from bulk planar technology, and unique back gate opportunities for tuning device characteristics and power management [1] [2] [3] [4] [5] . In this paper, we provide an overview on the current status of ETSOI for systemon-chip (SoC) application based on our recent work [2] [3] [4] .
Introduction
Extremely thin SOI (ETSOI) has been recognized as a viable device architecture for continued CMOS scaling to 20nm node and beyond owing to following advantages: superior shortchannel control, undoped channel and thus inherent low device variability, no history effect, planar structure easing device fabrication, seamless design migration from bulk planar technology, and unique back gate opportunities for tuning device characteristics and power management [1] [2] [3] [4] [5] . In this paper, we provide an overview on the current status of ETSOI for systemon-chip (SoC) application based on our recent work [2] [3] [4] .
ETSOI SoC Design and Integration
It is essential for SoC applications to integrate a large variety of devices on the same die to achieve an optimal tradeoff among power consumption, performance, and device density. A typical SoC chip includes multiple-Vt logic, SRAM, I/O, analog, and RF transistors, along with auxiliary devices such as capacitors, resistors, diodes, inductors, fuses, etc. Fig. 1 illustrates two options for ETSOI SoC integration: "all ETSOI" option in which all devices are built on ETSOI layer and "hybrid integration" in which bulk devices and ETSOI devices are formed on the same substrate. The first option has the cost advantage as all devices are fabricated on ETSOI layer while the second option has design advantage as the conventional bulk design IP can readily be readily ported to ETSOI SoC. We have successfully demonstrated all-ETSOI integration [2] [3] [4] . Multi-Vt ETSOI transistors can be achieved by two complementary approaches: (1) gate workfunction engineering by adopting various workfunction tuning layers [4] and (2) back gating/bias by doping/applying voltage under the BOX [5] . Multiple gate dielectrics can be fabricated on ETSOI by inserting a thermal oxide underneath high-k to support high voltage devices while removing thermal oxide from thin gate dielectric devices by standard patterning (Fig. 2) . A complete ETSOI device menu with "all ETSOI" integration is provided in Table 1 along with basic device characteristics.
In addition to all device benefits, ETSOI provides unique opportunities to reduce process cost by simplifying or eliminating process steps.
Compared with bulk planar technology, ETSOI isolation is much simpler and multiple block mask levels can be eliminated. Compared with non-planar finFET/trigate, the planar nature of ETSOI is fully compatible with the conventional CMOS process. Fig. 2 depicts a novel CMOS process flow with faceted dual in-situ doped RSD, phosphorus doped Si:C and boron doped SiGe for nFET and pFET, respectively, to achieve low external resistance and reduced parasitic capacitance [2] . Extensions are formed by outdiffusing dopants from the in-situ doped RSD towards the channel by thermal anneal. This integration scheme also has the advantage of low cost as only a single block mask is required to form both nFET and pFET. Although SOI substrates are more costly than bulk substrates, the process cost reduction enabled by ETSOI can potentially offset substrate cost. Cost reduction in SOI substrates is also possible as the demand on SOI substrates increases. Fig. 4 shows TEM cross-section of an state-of-the-art ETSOI transistor featuring 80 nm gate pitch, 22 nm L G , 5 nm channel thickness, 12 nm spacer, faceted epitaxy raised source/drain (RSD), and gate-first high-k/metal gate (HK/MG) [4] . Fig. 5 shows the M1 patterning in a dense 6-T SRAM array with a cell size down to 0.08 µm 2 . Immersion 193nm lithography is used for all critical level patterning [4] .
ETSOI Device Performances
The lack of embedded source/drain strain engineering in ETSOI due to thin ETSOI has raised the concern on the suitability of ETSOI for high performance SoC applications. The superior short-channel control and steep subthreshold in ETSOI transistors (Fig. 6) , along with significant reduction in series resistance owing to epitaxy SiGe RSD, however, compensate the strain deficit, rendering ETSOI drive currents competitive (Fig. 7) particularly at reduced V DD [4] . Figs. 9 and 10 show I on -I off plots of high performance (HP) and low power (LP) 22nm ETSOI transistors. Drive currents of 1150/1050A/m at I off = 100nA/um (HP NFET/PFET) and 920/880A/m at I off = 1nA/m (LP NFET/PFET), respectively, are achieved [4] . Benchmarking with state-of-the-art 28nm bulk planar technology [6] [7] [8] [9] [10] and 22nm bulk finFET [11] indeed validates competitive ETSOI performances, even though our ETSOI transistors have a much smaller L G and tighter pitch. The smaller L G not only enables fitting all device elements (gate, spacer, RSD and contacts) in a highly scaled gate pitch, but also reduces both intrinsic gate capacitance and the parasitic capacitance between gate and contacts. The competitive drive currents in conjunction with the reduced capacitance enable simultaneous 25% speed improvement and 20% power reduction in 22nm ETSOI when compared with a 28nm bulk LP.
Another major advantage of ETSOI is the low device variability, thanks to the undoped ETSOI channel which eliminates the random dopant fluctuation, a major source of device variation. We have demonstrated a record low ETSOI variability which renders SRAM operated at much reduced voltages while maintaining good static noise margin (SNM) [2] [3] . Fig. 11 shows the butterfly curves of a highly scaled ETSOI SRAM bitcell with a cell size of 0.08 m 2 and functional down to V DD = 0.2 V [4] .
Conclusions
The successful demonstrations of 22/20nm ETSOI technology with competitive multi-Vt transistors, integration of all auxiliary devices on ETSOI, improved RO speed and reduced power consumption, high density SRAM bitcell, and manufacturing friendly planar nature, indicates that ETSOI has undoubtedly been emerging as a strong contender for future SoC applications. [2] . [11] [9] [10] [8] I on =1150A/m [6] Fig. 8 ETSOI nFET I on -I off plot. 20nm ETSOI LP transistor performance exceeds most 28nm bulk planar transistors and is comparable with 22nm bulk finFET. V DD = 1V except Ref. [6] wherein V DD = 1.1V. 
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